Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Amplifier Design Using Vertical InAs Nanowire MOSFETs

In English

Författare

Summary, in English

In this paper, an amplifier design using ballistic vertical InAs nanowire (NW) transistors is investigated, focusing on a basic common-source amplifier. The maximum power gain at 90 GHz is evaluated for different NW transistor architectures together with the power dissipation. The linearity of the amplifier is evaluated by estimating the IIP3 and 1-dB compression points. Furthermore, the impact of the parasitic capacitances and resistances is quantified and it is demonstrated that the gain may be increased by a cascode design. It is concluded that a power gain exceeding 20 dB at 90 GHz may be achieved by a common-source amplifier based on an InAs NW transistor architecture. A power consumption below 1 mW is possible, while still maintaining a high power gain. Furthermore, IIP3 exceeding 10 dBm is predicted. The combination of these qualities makes the NW transistor architecture an attractive prospect for low-power amplifiers at millimeter wave frequencies.

Publiceringsår

2016-06-01

Språk

Engelska

Sidor

2353-2359

Publikation/Tidskrift/Serie

IEEE Transactions on Electron Devices

Volym

63

Issue

6

Dokumenttyp

Artikel i tidskrift

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Amplifier
  • InAs
  • nanowires (NWs)
  • transistor

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 0018-9383