Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Test Planning for 3D SICs using ILP

In English

Författare

Summary, in English

In this paper we propose a test planning scheme for corebased

3D stacked integrated circuits where the total test cost for wafer

sort of each individual chip and the test cost of the complete stack

at package test is minimized. We use an Integer Linear Programming

(ILP) model to find the optimal test cost, which is given as the weighted

sum of the test time and the test access mechanism (TAM). As ILP is

time consuming, we use a scheme to bound the test time and the TAM

such that the search space is reduced. The proposed bounding scheme

and the ILP model were applied on several ITC’02 benchmarks and the

results show that optimal solutions were obtained at low computation

time.

Publiceringsår

2013

Språk

Engelska

Dokumenttyp

Konferensbidrag

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Design for Test (DfT)
  • IEEE 1500
  • Test architecture
  • Test scheduling
  • Sessions
  • Test time
  • Test cost
  • 3D Stacked Integrated Circuit (SIC)
  • Through Silicon Via (TSV)
  • Integer Linear Programming (ILP).

Conference name

Swedish System-On-Chip Conference (SSoCC), 2013

Conference date

2013-05-06 - 2013-05-07

Conference place

Ystad, Sweden

Status

Published