Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Integrated Test Scheduling, Test Parallelization and TAM Design

In English

Författare

Summary, in English

We propose a technique integrating test scheduling, scan chain partitioning and test access mechanism (TAM) design minimizing the test time and the TAM routing cost while considering test conflicts and power constraints. Main features of our technique are (1) the flexibility in modelling the systems test behaviour and (2) the support for interconnection test of unwrapped cores and user-defined logic. Experiments using our implementation on several benchmarks and industrial designs demonstrate that it produces high quality solution at low computational cost.

Publiceringsår

2002

Språk

Engelska

Sidor

397-404

Publikation/Tidskrift/Serie

[Host publication title missing]

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • test access mechanism
  • TAM
  • TAM routing
  • test scheduling
  • scan chain partitioning
  • test conflicts
  • power constraints

Conference name

IEEE Asian Test Symposium ATS02

Conference date

2002-11-18 - 2002-11-20

Conference place

Guam, United States

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 1081-7735
  • ISBN: 0-7695-1825-7