Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

Hardware architecture for matrix factorization in MIMO receivers

Författare:
Publiceringsår: 2007
Språk: Engelska
Sidor: 196-199
Publikation/Tidskrift/Serie: Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI
Dokumenttyp: Konferensbidrag

Sammanfattning

This paper presents the hardware realization of the factorization algorithm required in a MIMO OFDM receiver to make the detection and decoding a non-orthogonal space-time code. Requirements of a real scenario represented by the standard IEEE 802.11n for WLAN have been analyzed and exploited to draw out the specifications of the proposed implementation. A very high throughput hardware realization has been obtained able to factorize 128 8x8 real channel matrices during the channel updating period of 28 &3956;s, with a final throughput of 4,63 millions of matrices processed per second. Synthesis results on both 0.13 &3956;m CMOS standard cell technology and FPGA compare favourably to previous implementations.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

The 17th ACM Great Lakes Symposium on VLSI (GLSVLSI)
2007-03-11/2007-03-13
Stresa - Lago Maggiore, Italy
Published
Yes
  • Elektronikkonstruktion
  • ISBN: 978-1-59593-605-9

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen