Du är här

Power Reduction in Custom CMOS Digital Filter Structures

Publiceringsår: 1999
Språk: Engelska
Sidor: 97-105
Publikation/Tidskrift/Serie: Analog Integrated Circuits and Signal Processing
Volym: 18
Nummer: 1
Dokumenttyp: Artikel
Förlag: Klüwer Academic Publishers


Today the main optimization parameter of digital filters is the filter order. By the aid of two implemented filters we will show that both power and speed can be enhanced if the optimization effort is made on reducing the filter coefficient lengths rather than minimizing the order. Both filters have been designed from the same specification, one as a standard minimum order filter, the other as a filter with short coefficients found by a computer search. The minimum order filter is of order three with seven bits long coefficients. The coefficient optimized filter is of order six with two bits long coefficients. Both filters were implemented with bit-serial fixed coefficient arithmetic in two's complement representation in a 0.8µ, two metal layers CMOS process. Measurements show an eightfold speedup at half the power consumption and only 30% area cost for the coefficient optimized filter.



  • Technology and Engineering
  • full custom design
  • lattice wave digital structure
  • digital filter
  • low power
  • coefficient optimization
  • baseband filter


  • Elektronikkonstruktion
  • ISSN: 0925-1030

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen