Du är här

Globally Asynchronous Locally Synchronous Architecture for Large High-performance ASICs

Författare:
Publiceringsår: 1999
Språk: Engelska
Sidor: 512-515
Publikation/Tidskrift/Serie: Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99.
Volym: 2
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

Clock nets are the major source of power consumption in large, high-performance ASICs and a design bottleneck when it comes to tolerable clock skew. A way to obviate the global clock net is to partition the design into large synchronous blocks each having its own clock. Data with other blocks is exchanged asynchronously using handshake signals. Adopting such a strategy requires a methodology that supports: 1) a partitioning method dividing a design into the number of synchronous blocks such that the gain due to global clock net removal exceeds the communication overhead and 2) synthesis of handshake protocols to implement the data transfer between synchronous blocks. We describe this methodology and present results of applying it to a realistic design done in 0.25 micron, ranging in operating frequencies from 20 MHz to 1 GHz. The results show that the net power savings compared to fully synchronous designs are on an average about 30%

Disputation

Nyckelord

  • Technology and Engineering

Övrigt

1999 International Symposium on Circuits and Systems (ISCAS’99)
1999-05-30/1999-06-02
Orlando, Florida, USA
Published
Yes
  • Elektronikkonstruktion
  • ISBN: 0-7803-5471-0

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo