Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A 0.2V 0.44 uW 20 kHz Analog to Digital Sigma-Delta Modulator with 57 fJ/conversion FoM

Publiceringsår: 2006
Språk: Engelska
Sidor: 187-190
Publikation/Tidskrift/Serie: Proceedings of the 32nd European Solid-State Circuits Conference, 2006. ESSCIRC 2006.
Dokumenttyp: Konferensbidrag


This paper presents a 90 nm CMOS A/D modulator operating with a supply voltage of 0.2 V, well below the threshold voltage of the transistors. The modulator is an open-loop first-order architecture based on a frequency-modulated intermediate signal, generated in a ring voltage-controlled oscillator. The linearity of the modulator is greatly improved by the adoption of a so-called soft-rail in the oscillator. Measurements show a dynamic range of 52 dB over a 20 kHz signal bandwidth with a sampling frequency of 3.4 MHz, for a total power consumption as low as 0.44 muW. The corresponding peak SNDR is 44.2 dB, while the peak SNR is 47.4 dB



  • Technology and Engineering


  • ISSN: 1930-8833
  • ISSN: 1-4244-0303-0

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen