Du är här

A Hardware Architecture for Real-Time Video Segmentation Utilizing Memory Reduction Techniques

Författare:
Publiceringsår: 2009
Språk: Engelska
Sidor: 226-236
Publikation/Tidskrift/Serie: IEEE Transactions on Circuits and Systems for Video Technology
Volym: 19
Nummer: 2
Dokumenttyp: Artikel
Förlag: IEEE

Sammanfattning

This paper presents the implementation of a video segmentation unit used for embedded automated video surveillance systems. Various aspects of the underlying segmentation algorithm are explored and modifications are made with potential improvements of segmentation results and hardware efficiency. In addition, to achieve real-time performance with high resolution video streams, a dedicated hardware architecture with streamlined
dataflow and memory access reduction schemes are developed. The whole system is implemented on a Xilinx field-programmable gate array platform, capable of real-time segmentation with VGA resolution at 25 frames per second. Substantial memory bandwidth reduction of more than 70% is achieved by utilizing pixel locality as well as wordlength reduction. The hardware platform is intended as a real-time testbench, especially for observations of long term effects with different parameter settings.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

Published
Yes
  • Elektronikkonstruktion
  • Mathematical Imaging Group
  • Digital ASIC
  • ISSN: 1051-8215

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

LERU logotype U21 logotype

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen