Meny

Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

Arithmetic reduction of adder leakage in nanoscale CMOS

Publiceringsår: 2008
Språk: Engelska
Sidor: 717-720
Publikation/Tidskrift/Serie: 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

In today’s technology generations, e.g. 90 and 65 nm, the static power consumption becomes a major contributor to the total power consumption. It is therefore important to consider all abstraction levels to reduce this power. This paper focuses on the arithmetic level and shows a methodology for a substantial reduction of the static power consumption. Both the dynamic and static power consumption is evaluated for bit-parallel and bit-serial arithmetic. Simulations are done in a typical 130 nm technology. With only a minor cost in dynamic power consumption, a static power reduction up to 13 times is shown by using bit-serial arithmetic.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

The 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2008)
November 30 - December 3, 2008
Macao, China
Published
Yes
  • Digital ASIC
  • Elektronikkonstruktion
  • ISBN: 978-1-4244-2341-5

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen