Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Vertical InAs Nanowire Wrap Gate Transistors on Si Substrates

In English

Författare

Summary, in English

We report on InAs enhancement-mode field-effect transistors integrated directly on Si substrates. The transistors consist of vertical InAs nanowires, grown on Si substrates without the use of metal seed particles, and they are processed with a 50-nm-long metal wrap gate and high-kappa gate dielectric. Device characteristics showing enhancement-mode operation are reported. The output characteristics are asymmetric due to the band alignment and band bending at the InAs/Si interface. The implemented transistor geometry can therefore also serve as a test structure for investigating the InAs/Si heterointerface. From temperature-dependent measurements, we deduce an activation energy of about 200 meV for the TnAs/Si conduction band offset.

Publiceringsår

2008

Språk

Engelska

Sidor

3037-3041

Publikation/Tidskrift/Serie

IEEE Transactions on Electron Devices

Volym

55

Issue

11

Dokumenttyp

Artikel i tidskrift

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Condensed Matter Physics
  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • nanowires (NWs)
  • Field-effect transistor (FET)
  • InAs
  • on Si
  • III-V
  • wrap gate

Status

Published

Forskningsgrupp

  • Nano

ISBN/ISSN/Övrigt

  • ISSN: 0018-9383