Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A coarse-grained dynamically reconfigurable architecture for digital signal processing

In English

Författare

Summary, in English

This paper presents design and implementation of a coarse-grained reconfigurable architecture, targeting digital signal processing applications. The proposed architecture is constructed from a mesh of resource cells, containing the separated processing and memory elements that communicate via a hybrid interconnect network. Parameterizable design of resource cells enables flexible static mapping of arbitrary applications, and the feature of dynamic reconfigurability provides mapping possibilities during system run-time to adapt to the current operational and processing conditions. Functionality is demonstrated by mapping a radix 22 FFT processor reconfigurable between 32 and 1,024 points. Performance evaluation exhibits a great reconfigurability and execution time reduction when compared to an ordinary DSP solution.

Publiceringsår

2009

Språk

Engelska

Publikation/Tidskrift/Serie

9th Swedish System-On-Chip Conference

Dokumenttyp

Konferensbidrag

Förlag

Swedish Chapter of IEEE Solid-State Circuits Society (SSCS)

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • DSP
  • CGRA

Conference name

Swedish System-on-Chip Conference 2009 (SSoCC'09)

Conference date

2009-05-04 - 2009-05-05

Conference place

Arild, Sweden

Status

Published

Forskningsgrupp

  • Digital ASIC