Meny

Du är här

A coarse-grained dynamically reconfigurable architecture for digital signal processing

Författare:
Publiceringsår: 2009
Språk: Engelska
Sidor: 4
Publikation/Tidskrift/Serie: 9th Swedish System-On-Chip Conference
Dokumenttyp: Konferensbidrag
Förlag: Swedish Chapter of IEEE Solid-State Circuits Society (SSCS)

Sammanfattning

This paper presents design and implementation of a coarse-grained reconfigurable architecture, targeting digital signal processing applications. The proposed architecture is constructed from a mesh of resource cells, containing the separated processing and memory elements that communicate via a hybrid interconnect network. Parameterizable design of resource cells enables flexible static mapping of arbitrary applications, and the feature of dynamic reconfigurability provides mapping possibilities during system run-time to adapt to the current operational and processing conditions. Functionality is demonstrated by mapping a radix 22 FFT processor reconfigurable between 32 and 1,024 points. Performance evaluation exhibits a great reconfigurability and execution time reduction when compared to an ordinary DSP solution.

Disputation

Nyckelord

  • Technology and Engineering
  • DSP
  • CGRA

Övriga

9th Swedish System-on-Chip Conference, SSoCC 2009
2009-05-04/2009-05-05
Arild, Sweden
  • Vinnova
Published
  • Digital ASIC

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen