Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A

Författare

Summary, in English

This paper presents the hardware implementation

of a wavelet based event detector for cardiac pacemakers. A

high level energy estimation flow was applied to evaluate energy

efficiency of standard-cell based designs, over several CMOS

technology generations, from 180 to 65 nm, operated in the

sub-threshold domain. The simulation results indicate a 65 nm

low-leakage high-threshold (LL-HVT) CMOS technology as the favourable choice. Accordingly, the design was fabricated in 65 nm LL-HVT CMOS. Measurements validate the simulation results and prove that the circuit is fully functional down to a supply voltage of 250mV. At the energy minimum voltage of 320mV the circuit dissipates 0.88 pJ per sample at a clock rate

of 20 kHz.

Publiceringsår

2010

Språk

Engelska

Sidor

253-258

Publikation/Tidskrift/Serie

Proceedings of the 2010 18TH IEEE/IFIP International Conference on VLSI and System-on-Chip

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

18th IEEE/IFIP International Conference on VLSI and System-on-Chip

Conference date

2010-09-27 - 2010-09-29

Conference place

Madrid, Spain

Status

Published

Projekt

  • Digital ASIC: Implementation of Signal Processing Algorithms for Pacemakers

Forskningsgrupp

  • Elektronikkonstruktion
  • Digital ASIC

ISBN/ISSN/Övrigt

  • ISBN: 978-1-4244-6469-2