Du är här

Design of low-power, 1GS/s throughput FFT processor for MIMO-OFDM UWB communication system

Författare:
Publiceringsår: 2007
Språk: Engelska
Sidor: 2594-2597
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

A new 8PBF structure for 64/128 flexible point FFT processor is proposed. The processor, which is based on 8*8*2 mixed radix algorithm, can deal with multiple inputs more efficiently for MIMO applications. The 8PFB structure efficiently brings the throughput of the processor up to 1GS/s and the chances of register reverse down, reducing the power dissipation remarkably. Meanwhile the modified shift-add algorithm can remove complex multipliers in the FFT processor.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

IEEE International Symposium on Circuits and Systems (ISCAS)
2007-05-27/2007-05-30
New Orleans
Published
Yes
  • ISBN: 1-4244-0920-9

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen