Du är här

NoC-based CSP support for a Java chip multiprocessor

Författare:
Publiceringsår: 2010
Språk: Engelska
Sidor: 6
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

In this paper we examine the idea of implementing communicating sequential processes (CSP) constructs on a Java embedded chip multiprocessor (CMP). The approach is intended to reduce the memory bandwidth pressure on the shared memory, by employing a dedicated network-on-chip (NoC). The presented solution is scalable and also specific for our limited resources and real-time predictability requirements. A CMP architecture of three processors is implemented and tested on an FPGA, showing a 15% increase in device area without performance penalties. Compared to shared memory-based communication, our NoC-based solution is between 2.3 and 11.5 times faster, depending on the communication and memory configuration.

Disputation

Nyckelord

  • Technology and Engineering
  • NoC
  • CSP
  • multiprocessor
  • Java

Övriga

NORCHIP
2010-11-15
Tampere, Finland
Published
Yes
  • ESDLAB
  • ISBN: 978-1-4244-8972-5

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen