Du är här

Realization of a floating-point A/D converter

Författare:
Publiceringsår: 2001
Språk: Engelska
Sidor: 404-407
Publikation/Tidskrift/Serie: Proceedings of 2001 IEEE International Symposium on Circuits and Systems
Volym: 1
Dokumenttyp: Konferensbidrag

Sammanfattning

A floating-point analog-to-digital converter (FP-ADC) with a linear architecture has been implemented using an amplifier network in front of a pipeline ADC. The amplifier network has outputs with binary weighted gains, each sampled separately. The signal with the proper gain is then converted in the ADC. This structure allows instant floating point exponent determination. The mismatches in the amplifier network has been analyzed and successfully reduced. A prototype FP-ADC is currently being manufactured in a 0.35 μm double-poly CMOS process. Post-layout simulations show an operating frequency in excess of 30 MS/s with 74 dB dynamic range and 8 bit resolution.

Disputation

Nyckelord

  • Technology and Engineering

Övrigt

ISCAS 2001
2001-05-06/2001-05-09
Sydney, Australia
Published
Yes
  • ISBN: 0-7803-6685-9

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo