Du är här

Improved memory architecture for multicarrier faster-than-Nyquist iterative decoder

Publiceringsår: 2011
Språk: Engelska
Sidor: 296-300
Dokumenttyp: Konferensbidrag
Förlag: IEEE

Sammanfattning

Architectural improvements for a multicarrier
faster-than-Nyquist (FTN) decoder are presented in this work.
A previously designed FTN decoder has been optimized during
implementation, especially with respect to memory considerations
to reduce area and power. The memory optimized architecture
achieves 28.7% savings in overall chip area and provides 43.8%
savings in the estimated power compared to the pre-optimized
design. The BER performance tradeoff from one of the memory
optimization shows that the degradation is acceptable and can
actually provide better performance for certain scenarios. The
other memory optimization considers the minimal buffering
required within the interference canceller, resulting in memory
reduction close to 50% of what was previously reported. The
performance from the actual RTL implementation of the FTN
decoder is also presented in comparison with the floating and
fixed point benchmark performances.

Disputation

Nyckelord

  • Technology and Engineering
  • faster-than-Nyquist
  • hardware implementation
  • optimization
  • iterative decoder

Övrigt

IEEE Computer Society Annual Symposium on VLSI
2011-07-04
Chennai, India
  • Swedish Foundation for Strategic Research (SSF)
Published
  • EIT_HSWC:Coding Coding, modulation, security and their implementation
Yes
  • Telecommunication Theory
  • Digital ASIC
  • Elektronikkonstruktion

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo