Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Scan Cells Reordering to Minimize Peak Power During Test Cycle : A Graph Theoretic Approach

In English

Författare

  • Jaynarayan T. Tudu
  • Erik Larsson
  • Virendra Singh
  • Hideo Fujiwara

Summary, in English

Scan circuit is widely practiced DFT technology. The scan testing procedure consist of state initialization, test application, response capture and observation process. During the state initialization process the scan vectors are shifted into the scan cells and simultaneously the responses captured in last cycle are shifted out. During this shift operation the transitions that arise in the scan cells are propagated to the combinational circuit, which inturn create many more toggling activities in the combinational block and hence increases the dynamic power consumption. The dynamic power consumed during scan shift operation is much more higher than that of normal mode operation.

Publiceringsår

2010

Språk

Engelska

Sidor

259-259

Publikation/Tidskrift/Serie

[Host publication title missing]

Dokumenttyp

Konferensbidrag

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

IEEE European Test Symposium (ETS'10), 2010

Conference date

2010-05-24 - 2010-05-28

Conference place

Prague, Czech Republic

Status

Published