Synthesizing hardware from dataflow programs
Författare
Summary, in English
Abstract in Undetermined
The MPEG Reconfigurable Video Coding
working group is developing a new library-based pro-
cess for building the reference codecs of future MPEG
standards, which is based on dataflow and uses an actor
language called Cal. The paper presents a code genera-
tor producing RTL targeting FPGAs for Cal, outlines
its structure, and demonstrates its performance on an
MPEG-4 Simple Profile decoder. The resulting imple-
mentation is smaller and faster than a comparable RTL
reference design, and the second half of the paper
discusses some of the reasons for this counter-intuitive
result.
The MPEG Reconfigurable Video Coding
working group is developing a new library-based pro-
cess for building the reference codecs of future MPEG
standards, which is based on dataflow and uses an actor
language called Cal. The paper presents a code genera-
tor producing RTL targeting FPGAs for Cal, outlines
its structure, and demonstrates its performance on an
MPEG-4 Simple Profile decoder. The resulting imple-
mentation is smaller and faster than a comparable RTL
reference design, and the second half of the paper
discusses some of the reasons for this counter-intuitive
result.
Publiceringsår
2011
Språk
Engelska
Sidor
241-249
Publikation/Tidskrift/Serie
Journal of Signal Processing Systems
Volym
63
Issue
2
Fulltext
- Available as PDF - 433 kB
- Download statistics
Dokumenttyp
Artikel i tidskrift
Förlag
Springer
Ämne
- Computer Science
Status
Published
Forskningsgrupp
- EDSLab
ISBN/ISSN/Övrigt
- ISSN: 1939-8115