Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

Scan Cells Reordering to Minimize Peak Power During Test Cycle :  A Graph Theoretic Approach

  • Jaynarayan T. Tudu
  • Erik Larsson
  • Virendra Singh
  • Hideo Fujiwara
Publiceringsår: 2010
Språk: Engelska
Sidor: 259-259
Dokumenttyp: Konferensbidrag


Scan circuit is widely practiced DFT technology. The scan testing procedure consist of state initialization, test application, response capture and observation process. During the state initialization process the scan vectors are shifted into the scan cells and simultaneously the responses captured in last cycle are shifted out. During this shift operation the transitions that arise in the scan cells are propagated to the combinational circuit, which inturn create many more toggling activities in the combinational block and hence increases the dynamic power consumption. The dynamic power consumed during scan shift operation is much more higher than that of normal mode operation.



  • Technology and Engineering


IEEE European Test Symposium (ETS'10)
Prague, Czech Republic

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen