Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Preemptive system-on-chip test scheduling

In English

Författare

Summary, in English

In this paper, we propose a preemptive test scheduling technique (a test can be interrupted and later resumed) for core-based systems with the objective to minimize the test application time. We make use of reconfigurable core test wrappers in order to increase the flexibility in the scheduling process. The advantage with such a wrapper is that it is not limited to a single TAM (test access mechanism) bandwidth (wrapper chain configuration) at each core. We model the scheduling problem as a Bin-packing problem, and we discuss the transformation: number of TAM wires (wrapper-chains) versus test time in combination with preemption, as well as the possibilities and the limitations to achieve an optimal solution in respect to test application time. We have implemented the proposed preemptive test scheduling algorithm, and we have through experiments demonstrated its efficiency.

Publiceringsår

2004

Språk

Engelska

Sidor

620-629

Publikation/Tidskrift/Serie

IEICE Transactions on Information and Systems

Volym

E87D

Issue

3

Dokumenttyp

Artikel i tidskrift

Förlag

The Institute of Electronics, Information and Communication Engineers

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • test scheduling
  • test access mechanism design
  • preemptive scheduling
  • system-on-chip testing

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 0916-8532