Du är här

Preemptive system-on-chip test scheduling

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 620-629
Publikation/Tidskrift/Serie: IEICE transactions on information and systems
Volym: E87D
Nummer: 3
Dokumenttyp: Artikel

Sammanfattning

In this paper, we propose a preemptive test scheduling technique (a test can be interrupted and later resumed) for core-based systems with the objective to minimize the test application time. We make use of reconfigurable core test wrappers in order to increase the flexibility in the scheduling process. The advantage with such a wrapper is that it is not limited to a single TAM (test access mechanism) bandwidth (wrapper chain configuration) at each core. We model the scheduling problem as a Bin-packing problem, and we discuss the transformation: number of TAM wires (wrapper-chains) versus test time in combination with preemption, as well as the possibilities and the limitations to achieve an optimal solution in respect to test application time. We have implemented the proposed preemptive test scheduling algorithm, and we have through experiments demonstrated its efficiency.

Disputation

Nyckelord

  • Technology and Engineering
  • test scheduling
  • test access mechanism design
  • preemptive scheduling
  • system-on-chip testing

Övriga

Published
Yes
  • ISSN: 0916-8532

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen