Du är här

Core-Level Expansion of Compressed Test Patterns

Författare:
  • Anders Larsson
  • Xin Zhang
  • Erik Larsson
  • Krishnendu Chakrabarty
Publiceringsår: 2008
Språk: Engelska
Sidor:
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society

Sammanfattning

The increasing test-data volumes needed for the testing of system-on-chip (SOC) integrated circuits lead to long test-application times and high tester memory requirements. Efficient test planning and test-data compression are therefore needed. We present an analysis to highlight the fact that the impact of a test-data compression technique on test time and compression ratio are method-dependant as well as TAM-width dependant. This implies that for a given set of compression schemes, there is no compression scheme that is the optimal with respect to test time reduction and test-data compression at all TAM widths. We therefore propose a technique where we integrate core wrapper design, test architecture design and test scheduling with test-data compression technique selection for each core in order to minimize the SOC test-application time and the test-data volume. Experimental results for several SOCs crafted from industrial cores demonstrate that the proposed method leads to significant reduction in test-data volume and test time.

Disputation

Nyckelord

  • Technology and Engineering
  • integrated circuits
  • system-on-chip
  • testing
  • test-data compression
  • memory requirements
  • wrapper design
  • test-application time

Övrigt

17th Asian Test Symposium ATS
2014-07-30
Published
Yes

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo