Du är här

An Architecture for Integrated Test Data Compression and Abort-on-Fail Testing in a Multi-Site Environment

Författare:
Publiceringsår: 2008
Språk: Engelska
Sidor: 275-284
Publikation/Tidskrift/Serie: IET Computers and digital techniques
Volym: 2
Nummer: 4
Dokumenttyp: Artikel

Sammanfattning

The semiconductor technology development makes it possible to fabricate increasingly advanced integrated circuits (ICs). However, because of imperfections at manufacturing, each individual IC must be tested. A major problem at IC manufacturing test is the increasing test data volume as it leads to high automatic test equipment (ATE) memory requirement, long test application time and low throughput. In contrast with existing approaches, which address either test data compression for ATE memory reduction or abort-on-fail testing for test time minimisation, an architecture that supports both test data compression and abort-on-fail testing at clock-cycle granularity is proposed, and hence both ATE memory reduction and test application time minimisation are addressed. Further, the proposed architecture efficiently tackles low throughput as the architecture allows multi-site testing at a constant ATE memory requirement, which is independent of the number of tested ICs. Advantages of the architecture, compared with test compression architecture, are that diagnostic capabilities are not reduced and there is no need for special handling of unknowns (X) in the produced test responses (PR). Experiments on ISCAS benchmark circuits and an industrial circuit have been performed.

Disputation

Nyckelord

  • Technology and Engineering
  • integrated circuits
  • testing
  • test data volume
  • compression
  • abort-on-fail

Övrigt

Published
Yes
  • ISSN: 1751-8601

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo