Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

Extended STAPL as SJTAG Engine

Författare:
Publiceringsår: 2007
Språk: Engelska
Sidor:
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society Press

Sammanfattning

Integrated Circuits (ICs) and multi-board systems are becoming increasingly complex to test. A key to successful testing is effective standards. Currently, at micro level the Internal JTAG (IJTAG) focuses on the development of a standard for embedded on-chip instruments while at macro level the System JTAG (SJTAG) works on defining a standard for system level test management; mainly connecting the IJTAG standard with the system test manager. In this paper we discuss language requirement for making and handling access between the test manager and embedded instruments. As a base-line we make use of the Standard Test and Programming Language (STAPL). We have identified a number of required extensions that we have implemented in an extended STAPL++ player (interpreter) and language. We have performed initial experiments where we simulated an embedded environment with a PC as test controller running the new player and an FPGA serving as device-under-test.

Disputation

Nyckelord

  • Technology and Engineering
  • testing
  • multi-board systems
  • language requirement
  • test protocol
  • standards

Övriga

IEEE European Test Symposium
2014-11-26
Published
Yes
  • Digital ASIC

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen