Du är här

An Architecture for Combined Test Data Compression and Abort-on-Fail Test

Författare:
Publiceringsår: 2007
Språk: Engelska
Sidor: 726-731
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society Press

Sammanfattning

The low throughput at IC (Integrated Circuit) testing is mainly due to the increasing test data volume, which leads to high ATE (Automatic Test Equipment) memory requirements and long test application times. In contrast to previous approaches that address either test data compression or abort-on-fail testing, we propose an architecture for combined test data compression and abort-on-fail testing. The architecture improves throughput through multi-site testing as the ATE memory requirement is constant and independent of the degree of multi-site testing. For flexibility in modifying the test data at any time, we make use of a test program for decompression; only test independent evaluation logic is added to the IC. Major advantages compared to MISR (Multiple-Input Signature Register) based schemes are that our scheme (1) allows abort-on-fail testing at clock-cycle granularity, (2) does not impact diagnostic capabilities, and (3) needs no special care for the handling of unknowns (X).

Disputation

Nyckelord

  • Technology and Engineering
  • testing
  • electronic systems
  • test data compression
  • unknowns

Övriga

Asia and South Pacific Design Automation Conference ASP-DAC '07
2007-01-23/2007-01-26
Yokohama, Japan
Published
Yes
  • ISBN: 1-4244-0629-3

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

LERU logotype U21 logotype

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen