Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

Buffer and Controller Minimization for Time-Constrained Testing of System-On-Chip

Författare:
Publiceringsår: 2003
Språk: Engelska
Sidor: 385-392
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society Press

Sammanfattning

Test scheduling and Test Access Mechanism (TAM)design are two important tasks in the development of a System-on-Chip (SOC)test solution.Previous test scheduling techniques assume a dedicated designed TAM which have the advantage of high exibility in the scheduling process. However,hardware verhead for implementing the TAM and additional routing is required of the TAMs.In this paper we propose a technique that makes use of the existing functional buses for the test data transportation inside the SOC.We have dealt with the test scheduling problem with this new assumption and developed a technique to minimize the test-controller and buffer size for a bus- based multi-core SOC.We have solved the problem by using a constraint logic pr gramming (CLP) technique and demonstrated the ef ciency of our approach by running experiments on benchmark designs.

Disputation

Nyckelord

  • Technology and Engineering
  • test access mechanisms
  • TAM
  • system-on-chip
  • SOC
  • data transportation
  • constraint logic programming
  • test scheduling

Övriga

18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT03
2003-11-03/2003-11-05
Boston, MA, USA
Published
Yes
  • ISSN: 1550-5774
  • ISBN: 0-7695-2042-1

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen