Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Defect-Aware SOC Test Scheduling

In English

Författare

Summary, in English

In this paper we address the test scheduling problem for system-on-chip designs. Different from previous approaches where it is assumed that all tests will be performed until completion, we consider the cases where the test process will be terminated as soon as a defect is detected. This is common practice in production test of chips. The proposed technique takes into account the probability of defect-detection by a test in order to schedule the tests so that the expected total test time will be minimized. We investigate different test bus structures, test scheduling strategies (sequential scheduling vs. Concurrent scheduling), and test set assumptions (fixed test time vs. Flexible test time). We have also made experiments to illustrate the efficiency of taking defect probability into account during test scheduling.

Publiceringsår

2004

Språk

Engelska

Sidor

359-364

Publikation/Tidskrift/Serie

VLSI Test Symposium, 2004. Proceedings. 22nd IEEE

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • system-on-chip
  • defect-detection
  • test scheduling
  • sequential scheduling
  • concurrent scheduling
  • defect probabilities

Conference name

2004 IEEE VLSI Test Symposium VTS04

Conference date

0001-01-02

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 1093-0167
  • ISBN: 0-7695-2134-7