Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A Technique for Optimization of System-on-Chip Test Data Transportation

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 179-180
Dokumenttyp: Konferensbidrag

Sammanfattning

We propose a Tabu-search-based technique for time-constrained SOC (System-on-Chip) test data transportation. The technique makes use of the existing bus structure, where the advantage is, compared to adding dedicated test buses, that no additional routing is needed. In order to speed up the testing and to fulfill the time constraint, we introduce a buffer at each core, which in combination with dividing tests into smaller packages allows concurrent application of tests on a sequential bus. Our technique minimizes the combined cost of the added buffers and the test control logic. We have implemented the technique, and experimental results indicate that it produces high quality results at low computational cost.

Disputation

Nyckelord

  • Technology and Engineering
  • system-on-chip
  • data transportation
  • test control logic

Övriga

9th IEEE European Test Symposium
2004-05-23/2004-05-26
Corsica, France
Published
Yes

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen