Meny

Du är här

A High-resolution Vernier Gated-Ring-Oscillator TDC in 90-nm CMOS

Publiceringsår: 2010
Språk: Engelska
Sidor: 4
Dokumenttyp: Konferensbidrag

Sammanfattning

A Vernier Gate-Ring-Oscillator (GRO) Time to Digital Converter (TDC) is proposed and implemented in 90-nm CMOS process technology. It utilizes two GRO chains as the delay lines. The time resolution is determined by the difference between two delays, so not limited by the process. Moreover, the quantization noise can be first-order shaped by the gated behavior in the oscillators, which further improves the in-band TDC noise contribution for an ADPLL. Operating at 1.2-V supply with 250MHz clock, the chip achieves a less-than-10ps coarse resolution (varies with digital control bits) and consumes only 3.6-mA.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

Norchip
2010-11-16
Tempere, Finland
Published
Yes
  • ISBN: 978-1-4244-8972-5

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen