Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A 90nm CMOS Digital PLL Based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter

Författare:
Publiceringsår: 2012
Språk: Engelska
Sidor: 2593-2596
Dokumenttyp: Konferensbidrag
Förlag: IEEE
Ytterligare information: Dear reviewer, I added pagers to the conference paper and its access link http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6271835&c... Could you please make my paper connected with this link?

Sammanfattning

This paper presents the design of a digital PLL which uses a high resolution Gated-Ring-Oscillator-Based Vernier Time-to-Digital Converter (TDC) for low noise RF application. The TDC uses two gated ring oscillators (GRO) acting as the delay lines in an improved Vernier TDC. The already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. Additionally, an automatic tuning bank controller selects the active bank of the digitally controlled oscillator (DCO), which features three separate tuning banks. The equivalent in-band phase noise at 2.7GHz is -110dBc/Hz with a reference clock of 25MHz. The digital PLL is simulated in a 90nm CMOS process, indicating a current consumption of 21mA from a 1.2V supply.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

ISCAS
2012-05-20
Seoul, Korea
Published
Yes
  • ISSN: 0271-4302

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen