Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A 3.6mW, 90nm CMOS Gated-Vernier Time-to-Digital Converter with an Equivalent Resolution of 3.2ps

Publiceringsår: 2012
Språk: Engelska
Sidor: 1626-1635
Publikation/Tidskrift/Serie: IEEE Journal of Solid-State Circuits (JSSC)
Volym: 47
Nummer: 7
Dokumenttyp: Artikel


Two gated ring oscillators (GROs) act as the delay lines in an improved Vernier time-to-digital converter (TDC), where the already small quantization noise of the standard Vernier TDC is further first-order shaped by the GRO operation. The TDC has been implemented in a 90nm CMOS process and consumes 3mA from 1.2V when operating at 25MHz. The native Vernier resolution of the TDC is 5.8ps, while the total noise integrated over a bandwidth of 800kHz yields an equivalent TDC resolution of 3.2ps.



  • Technology and Engineering
  • Gated Ring Oscillator
  • Time-to-Digital Converter
  • Vernier Delay Line


  • ISSN: 0018-9200

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen