Du är här

Ultra Low Energy Design Exploration of Digital Decimation Filters in 65 nm Dual-VT CMOS in the Sub-VT Domain

Publiceringsår: 2013
Språk: Engelska
Sidor: 494-504
Publikation/Tidskrift/Serie: Microprocessors and Microsystems
Volym: 37
Nummer: 4-5
Dokumenttyp: Artikel
Förlag: Elsevier

Sammanfattning

This paper presents an analysis of energy dissipation of a decimation filter chain of four half band digital (HBD) filters operated in the sub-threshold (sub-VT) region with throughput constraints. To combat speed degradation due to scaling of supply voltage, various HBD filters are implemented as unfolded structures. The designs are synthesized in 65 nm CMOS technology with low-power and three threshold options, both as single-VT and as dual-VT. A sub-VT energy
model is applied to characterize the designs in the sub-VT domain. Simulation results show that
the unfolded by 2 and 4 architectures are the most energy efficient for throughput requirements between 250 ksamples/s, and 2Msamples/s. By the selection of optimum architectures and standard cells, at the required throughput the simulated minimum energy dissipation for the required throughput per output sample is 164 fJ and 205 fJ, with single supply voltage of 260mV.

Disputation

Nyckelord

  • Technology and Engineering
  • Energy dissipation
  • Ultra Low Power
  • Decimation filters
  • Half band filters
  • 65 nm
  • Sub-threshold
  • CMOS
  • Unfolding
  • Wireless devices
  • Implantable devices.

Övrigt

  • Swedish Foundation for Strategic Research (SSF)
Published
  • EIT_UPD Wireless Communication for Ultra Portable Devices
Yes
  • Digital ASIC
  • ISSN: 0141-9331

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo