Du är här

Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias

Författare:
Publiceringsår: 2012
Språk: Engelska
Sidor: 442-447
Dokumenttyp: Konferensbidrag
Förlag: IEEE Computer Society

Sammanfattning

Test planning for core-based 3D stacked ICs with trough-silicon vias (3D TSV-SIC) is different from test planning for non-stacked ICs as the same test schedule cannot be applied both at wafer sort and package test. In this paper, we assume a test flow where each chip is tested individually at wafer sort and jointly at package test. We define cost functions and test planning optimization algorithms for non-stacked ICs, 3D TSV-SICs with two chips and 3D TSV-SICs with an arbitrary number of chips. We have implemented our techniques and experiments show significant reduction of test cost.

Disputation

Nyckelord

  • Technology and Engineering
  • Test Scheduling
  • 3D stacked IC
  • JTAG
  • Test Architecture
  • Through Silicon Via

Övrigt

2012 25th International Conference on VLSI Design
2012-01-07
Hyderbad, India
Published
Yes
  • Digital ASIC
© 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo