Du är här

A single-stage direct interpolation multiphase clock generator with phase error averaging

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 17-26
Publikation/Tidskrift/Serie: Analog Integrated Circuits and Signal Processing (Special Issue on Selected Papers from the NORCHIP 2002 Conference)
Volym: 38
Nummer: 1
Dokumenttyp: Artikel
Förlag: Springer Netherlands

Sammanfattning

Multiphase clock generators are conventionally implemented with a feedback loop. This paper presents a non-feedback approach to generate multiphase clocks. A simple architecture of direct phase interpolation is proposed, in which the edges of two phase-adjacent signals are used to control the discharge (or charge) of two capacitors respectively, producing time-overlapped slopes. A resistor chain connected to the two capacitors is used to interpolate a number of new slopes in between. The generated phase resolution depends on the number and ratios of resistors thus is not limited by an inverter delay. Based on this architecture, a multiphase clock generator is developed. In addition, a phase error averaging circuit is used to correct interphase errors. The multiphase clock generator has been fabricated in a 0.35 mum, 3.3 V CMOS process. The measured performance shows it can produce 8 evenly spaced clock signals in one input clock period and work in an input clock range from 300 MHz to 600 MHz. The measured maximum jitter performance is rms 6.8 ps and peak-to-peak 47 ps, respectively.

Disputation

Nyckelord

  • Technology and Engineering
  • multiphase
  • non-feedback
  • clock generator
  • phase interpolation

Övriga

Published
Yes
  • ISSN: 0925-1030

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen