Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Ultra Low Power Error Correction Circuits- Technology Scaling and Sub-Vt operation

In English

Författare

Summary, in English

echniques are evaluated for implementing error- correction codes (ECC) in wireless applications with severe power constraints, such as bio-implantable devices and energy harvesting motes. Standard CMOS architectures are surveyed and compared against alternative implementations, including known sub-VT analog decoding techniques. Novel sub-VT digital designs are proposed and their power efficiency is evaluated as a function of operating voltage and clock frequency. Sub- VT implementation is predicted to offer 29× gain in power consumption for a (3,6) LDPC decoder of length N = 512 operating at a throughput of 200Mbps, compared to standard digital implementation of the same design.

Publiceringsår

2012

Språk

Engelska

Sidor

913-917

Publikation/Tidskrift/Serie

IEEE Transactions on Circuits and Systems II: Express Briefs

Volym

59

Issue

12

Dokumenttyp

Artikel i tidskrift

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Error correction codes
  • sub-threshold
  • ultra-low voltage
  • analog decoders
  • biomedical implants

Status

Published

Forskningsgrupp

  • Digital ASIC
  • Elektronikkonstruktion

ISBN/ISSN/Övrigt

  • ISSN: 1549-7747