Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Energy-minimum sub-threshold self-timed circuits using current sensing completion detection

Författare

Summary, in English

This study addresses the design of self-timed energy-minimum circuits, operating in the sub-VT domain and a generic implementation template using bundled-data circuitry and current sensing completion detection (CSCD). Furthermore, a fully decoupled latch controller was developed, which integrates with the current-sensing circuitry. Different configurations that utilise the proposed latch controller are highlighted. A contemporary synchronous electronic design automation tools-based design flow, which transforms a synchronous design into a corresponding self-timed circuit, is outlined. Different use cases of the CSCD system are examined. The design flow and the current-sensing technique are validated by the implementation of a self-timed version of a wavelet-based event detector for cardiac pacemaker applications in a standard 65 nm CMOS process. The chip was fabricated and verified to operate down to 250 mV. Spice simulations indicate a gain of 52.58% in throughput because of asynchronous operation. By trading the throughput improvement, energy dissipation is reduced by 16.8% at the energy-minimum supply voltage.

Publiceringsår

2011

Språk

Engelska

Sidor

342-353

Publikation/Tidskrift/Serie

IET Computers and Digital Techniques

Volym

5

Issue

4

Dokumenttyp

Artikel i tidskrift

Förlag

Institution of Engineering and Technology

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • ASYNCHRONOUS CIRCUITS
  • CMOS INTEGRATED CIRCUITS
  • CMOS DIGITAL INTEGRATED CIRCUITS
  • VLSI

Conference name

16th IEEE International Symposium on Asynchronous Circuits and Systems

Conference date

2010-05-03 - 2010-05-06

Conference place

Grenoble, France

Status

Published

Forskningsgrupp

  • Elektronikkonstruktion
  • Digital ASIC

ISBN/ISSN/Övrigt

  • ISSN: 1751-8601