A 1.1-Gb/s 115-pJ/bit configurable MIMO detector using 0.13-um CMOS technology

Summary, in English

This brief presents an efficient and configurable multiple-input–multiple-output (MIMO) signal detector design solution and its high-speed IC implementation. This detector can support 2 $times$ 2/3 $times$ 3/4 $times$ 4 MIMO and quadratic phase-shift keying/16-state quadratic amplitude modulation (QAM)/64-state QAM modulation configurations. The detection algorithm employs an early-pruned technique that can reduce up to 46% node extensions in the K-Best sphere decoder while maintaining an almost maximum-likelihood performance. A parallel multistage folded very large scale integration architecture is accordingly developed that can achieve high detection throughput and configurability. To further improve the IC implementation efficiency, this detector also uses a candidate-sharing structure for partial Euclidean distance calculation and a two-stage sorter for survivor node selection. A test chip has been fabricated using 0.13- $muhbox{m}$ single-poly- and eight-metal (1P8M) CMOS technology with a core area of 3.9 $hbox{mm}^{2}$. Operating at 1.2-V supply with 137.5-MHz clock, the chip achieves 1.1-Gb/s throughput and consumes 115 pJ per bit, representing 40% more energy efficient than state of the art in the open literature.

• Författare: Liang Liu; Fan Ye; Xiaojing Ma; Tong Zhang; Junyan Ren
• Publiceringsår: 2010
• Språk: Engelska
• Sidor: 701-705
• Publikation/Tidskrift/Serie: IEEE Transactions on Circuits and Systems II: Express Briefs
• Volym: 57
• Issue: 9
• Länkar: http://dx.doi.org/10.1109/TCSII.2010.2058494
• Dokumenttyp: Artikel i tidskrift
• Förlag: IEEE - Institute of Electrical and Electronics Engineers Inc.
• Ämne: Electrical Engineering, Electronic Engineering, Information Engineering
• Status: Published
• ISBN/ISSN/Övrigt: ISSN: 1549-7747