Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

A 2048 complex point FFT processor using a novel data scaling approach

Författare

Summary, in English

In this paper, a novel data scaling method for pipelined FFT processors is proposed. By using data scaling, the FFT processor can operate on a wide range of input signals without performance loss. Compared to existing block scaling methods, like implementations of Convergent Block Floating Point (CBFP), the memory requirements can be reduced while preserving the SNR. The FFT processor has been synthesized and sent for fabrication in a 0.35μm standard CMOS technology. In netlist simulations, the FFT processor is capable of calculating a 2048 complex point FFT or IFFT in 27μs with a maximum clock frequency of 76MHz.

Publiceringsår

2003

Språk

Engelska

Sidor

45-48

Publikation/Tidskrift/Serie

Proceedings - IEEE International Symposium on Circuits and Systems

Volym

4

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • Data scaling

Conference name

IEEE International Symposium on Circuits and Systems (ISCAS '03), 2003

Conference date

2003-05-25 - 2003-05-28

Conference place

Bangkok, Thailand

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 0271-4310
  • ISSN: 2158-1525
  • CODEN: PICSDI