Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

InP Drain Engineering in Asymmetric InGaAs/InP MOSFETs

In English

Författare

Summary, in English

The design of the InP drain layer in asymmetric InGaAs/InP MOSFETs has been studied experimentally. The influence of doping and thickness of the InP drain has been carefully measured and compared with the performance with an InGaAs drain, regarding the output conductance, the voltage gain, and the leakage current. It is shown that the introduction of an undoped InP spacer has a profound effect on the transistor characteristics. Finally, the effect of a gate-connected field plate at the InP drain side has also been studied both in dc and RF data.

Publiceringsår

2015

Språk

Engelska

Sidor

501-506

Publikation/Tidskrift/Serie

IEEE Transactions on Electron Devices

Volym

62

Issue

2

Dokumenttyp

Artikel i tidskrift

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • III-V MOSFET
  • band-to-band tunneling
  • drain engineering
  • leakage current

Status

Published

ISBN/ISSN/Övrigt

  • ISSN: 0018-9383