Du är här

Arithmetic Reduction of the Static Power Consumption in Nanoscale CMOS

Publiceringsår: 2006
Språk: Engelska
Sidor: 656-659
Dokumenttyp: Konferensbidrag

Sammanfattning

The power consumption is becoming a major obstacle in future circuit design. Referring to Moore's law, by adding more functionality in an exponential way, we will also increase the total power consumption in the same pace. VLSI design has traditionally been concerning the dynamic power consumption as the limiting factor in low power system design. Today, when the feature sizes are in the nano-meter scale, the static power consumption is becoming a dominating factor. This paper indicates an arithmetic reduction of the static power consumption down to 20 % by using bit-serial arithmetic instead of bit-parallel.

Disputation

Nyckelord

  • Technology and Engineering

Övriga

IEEE 13th International Conference on Electronics, Circuits and Systems (ICECS 2006)
2014-12-10
Nice, France
Published
Yes
  • Elektronikkonstruktion

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen