Meny

Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

A low-complexity VLSI architecture for square root MIMO detection

Publiceringsår: 2003
Språk: Engelska
Sidor: 304-309
Publikation/Tidskrift/Serie: Proceedings of the IASTED International Conference on Circuits, Signals, and Systems
Dokumenttyp: Konferensbidrag
Förlag: ACTA Press

Sammanfattning

Low-complexity VLSI (very large scale integration) architecture of the square root algorithm is proposed for MIMO (multiple-input multiple-output) detection. As a modification to the traditional QR triangular array based architecture, the proposed architecture significantly reduces the area and power consumption with virtually no performance or throughput degradation. The finite word length effects specific to the architecture are analyzed considering trade-offs between the performance and the hardware cost. The proposed VLSI architecture is implemented on a VirtexE series Xilinx FPGA (field programmable gate arrays). For a 4-transmit and 4-receive antennas MIMO system using QPSK (quarter phase-shift keying) modulation scheme, a detecting throughput of 80 Mb/s can be achieved

Disputation

Nyckelord

  • Technology and Engineering
  • multiple-input multiple-output
  • square root algorithm
  • power consumption
  • finite word length analysis
  • VirtexE series Xilinx FPGA
  • field programmable gate arrays
  • 4-transmit antennas
  • quarter phase-shift keying
  • 4-receive antennas
  • QPSK modulation
  • MIMO detection
  • VLSI architecture
  • very large scale integration

Övriga

Proceedings of the IASTED International Conference on Circuits, Signals, and Systems
19-21 May 2003
Cancun, Mexico
Published
Yes
  • Elektronikkonstruktion
  • ISBN: 0-88986-351-2

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen