Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A CMOS 500 MS/S charge sampler

Författare:
Publiceringsår: 2004
Språk: Engelska
Sidor: 462-466
Publikation/Tidskrift/Serie: Proceedings of the IASTED International Conference on Circuits, Signals, and Systems
Dokumenttyp: Konferensbidrag
Förlag: Acta Press, Anaheim, CA, United States

Sammanfattning

A new sample-and-hold circuit based on the charge sampling technique is introduced, which integrates input current instead of tracking input voltage to realize high speed and low voltage sampling. Both the theoretical analysis and the experimental results prove that it can realize both sample-and-hold and amplification functions. A 500 MS/s charge sampling circuit is implemented in 0.25 μm CMOS process and measured. The dynamic range reaches 42 dB within the 250 MHz bandwidth. The power consumption is about 5 mW.

Disputation

Nyckelord

  • Technology and Engineering
  • Power consumption
  • Current mode sampling
  • Charge sampling
  • Charge sampler

Övriga

Proceedings of the IASTED International Conference on Circuits, Signals, and Systems
Nov 28-Dec 1 2004
Clearwater Beach, FL, United States
Published
Yes
  • ISBN: 0889864551

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen