Meny

Javascript is not activated in your browser. This website needs javascript activated to work properly.
Du är här

A low complexity architecture for binary image erosion and dilation using structuring element decomposition

Publiceringsår: 2005
Språk: Engelska
Sidor: 3431-3434
Publikation/Tidskrift/Serie: IEEE International Symposium on Circuits and Systems (ISCAS)
Dokumenttyp: Konferensbidrag
Förlag: IEEE Press

Sammanfattning

This paper describes a new hardware architecture for binary image erosion and dilation. The design is to be used in a self contained real-time surveillance system. Thus, low complexity and low power consumption are main constraints. To achieve this goal the aim has been to reduce memory requirements and the number of memory accesses per pixel. By storing only the number of consecutive ones that appears horizontally and vertically in the input image, only two internal memory accesses per calculated output pixel are required. The number of memory accesses is independent of the size of the structuring element (SE) as long as it is rectangular and only contains ones, which is a common case. The internal memory size is proportional to log2(SEheight), which means that a large span of SE sizes can be supported with a small amount of hardware

Disputation

Nyckelord

  • Technology and Engineering
  • structuring element decomposition
  • memory accesses per pixel
  • reduced memory requirements
  • power consumption
  • real-time surveillance system
  • image dilation
  • hardware architecture
  • low complexity architecture
  • binary image erosion

Övriga

IEEE International Symposium on Circuits and Systems (ISCAS)
23-26 May 2005
Kobe, Japan
Published
Yes
  • Elektronikkonstruktion
  • ISBN: 0-7803-8834-8

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen