Du är här

Wrap-gated InAs nanowire field-effect transistor

Publiceringsår: 2005
Språk: Engelska
Sidor: 273-276
Publikation/Tidskrift/Serie: International Electron Devices Meeting 2005
Dokumenttyp: Konferensbidrag
Förlag: IEEE Press

Sammanfattning

Field-effect transistors (FETs) based on semiconductor nanowires (Bryllert et al., 2005) have the potential to improve certain aspects of existing planar FET technologies. The possibility to form wrap-gates gives an efficient gate coupling resulting in reduced drain-induced barrier lowering. Furthermore, lateral strain relaxation allows a new freedom in combining materials in heterostructures, where materials with different lattice constants can be combined without defects (Bjork et al., 2002). Since the transistor channel, unlike the planar FETs, is vertical, heterostructures may be used to tailor the bandstructure along the direction of current flow. In this paper, we demonstrate a new technology to fabricate vertical nanowire FETs in a process that almost exclusively relies on optical lithography and standard III-V processing techniques. We measure encouraging electrical data, including current saturation at Vds ≡ 0.15 V (for Vg ≡ 0 V) and low voltage operation Vth ≡ -0.15 V, and present opportunities to improve the device performance by heterostructure design

Disputation

Nyckelord

  • Technology and Engineering
  • optical lithography
  • lattice constants
  • 0.15 V
  • InAs
  • heterostructures design
  • lateral strain relaxation
  • drain induced barrier lowering
  • gate coupling
  • semiconductor nanowires
  • wrap gated nanowire
  • field effect transistor

Övrigt

International Electron Devices Meeting 2005
5-7 Dec. 2005
Washington, DC, USA
Published
Yes
  • ISBN: 0-7803-9268-X

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo