Du är här

VHDL vs. Bluespec System Verilog: A case study on a Java embedded architecture

Författare:
Publiceringsår: 2008
Språk: Engelska
Sidor: 1492-1497
Publikation/Tidskrift/Serie: Proceedings of the 23rd Annual Acm Symposium on Applied Computing
Dokumenttyp: Konferensbidrag
Förlag: ACM

Sammanfattning

This paper compares two hardware design flows, based on the classic VHDL on one side and the relatively new Bluespec System Verilog (BSV) on the other side. The comparison is based on a case study of a Java embedded architecture, comprising a Java native processor and a memory management unit. The processor is a micro-programmed, pipelined, Java-optimized processor (JOP), initially written in VHDL, and its BSV re-designed match BLUEJEP. Its memory management unit implements the bytecodes dealing with memory allocation, along with a mark-compact garbage collector. The two design flows are examined from several points of view, including both quantitative and qualitative measures. Based on this design experience, we conclude that the new high-abstraction level languages, such as BSV, offer in comparison to register-transfer (RT) level classic approaches roughly the same trade-offs that C++ offers vs. assembly language in the software world.

Disputation

Nyckelord

  • Technology and Engineering
  • Java processor
  • embedded systems
  • Bluespec

Övriga

Symposium on Applied Computing (SAC)
Published
Yes
  • ESDLAB

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

 

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen