Du är här

Accelerating vector operations by utilizing reconfigurable coprocessor architectures

Författare:
Publiceringsår: 2007
Språk: Engelska
Sidor: 3972-3975
Dokumenttyp: Konferensbidrag
Förlag: IEEE Press

Sammanfattning

To enhance performance of digital signal processing tasks while keeping the flexibility of programmable solutions is a clear motivation for coprocessors implemented as reconfigurable hardware blocks. This paper investigates the applicability of such coprocessors targeting digital signal processing multi-media applications, initially in the field of speech and audio. A tightly coupled coprocessor architecture with reconfigurable datapath and a local memory system is presented. The coprocessor interacts with the main processor through asynchronous FIFOs. Three computational models that provide support for functionality of different granularities to be accelerated are investigated. A speedup in the range of 2 to 46 compared to processor execution is achieved for vector operations and larger kernels such as autocorrelation, block filtering and Fast Fourier Transform. © 2007 IEEE.

Disputation

Nyckelord

  • Technology and Engineering
  • Coprocessors
  • Reconfigurable coprocessors
  • Programmable solutions

Övrigt

IEEE International Symposium on Circuits and Systems (ISCAS)
2014-05-29
New Orleans, LA, United States
Published
Yes
  • ISSN: 0271-4310
  • CODEN: PICSDI

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at] lu [dot] se

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen

LERU logo U21 logo