A low-complexity VLSI architecture for square root MIMO detection
Författare
Summary, in English
Publiceringsår
2003
Språk
Engelska
Sidor
304-309
Publikation/Tidskrift/Serie
Proceedings of the IASTED International Conference on Circuits, Signals, and Systems
Dokumenttyp
Konferensbidrag
Förlag
ACTA Press
Ämne
- Electrical Engineering, Electronic Engineering, Information Engineering
Nyckelord
- multiple-input multiple-output
- square root algorithm
- power consumption
- finite word length analysis
- VirtexE series Xilinx FPGA
- field programmable gate arrays
- 4-transmit antennas
- quarter phase-shift keying
- 4-receive antennas
- QPSK modulation
- MIMO detection
- VLSI architecture
- very large scale integration
Conference name
IASTED International Conference on Circuits, Signals and Systems, 2003
Conference date
2003-05-19 - 2003-05-21
Conference place
Cancun, Mexico
Status
Published
Forskningsgrupp
- Elektronikkonstruktion
ISBN/ISSN/Övrigt
- ISBN: 0-88986-351-2