Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Test Planning and Test Access Mechanism Design for Stacked Chips using ILP

Författare

Summary, in English

In this paper we propose a scheme for test planning and test access mechanism (TAM) design for stacked integrated circuits (SICs) that are designed in a core-based manner. Our scheme minimizes the test cost, which is given as the weighted sum of the test time and the TAM width. The test cost is evaluated for a test flow that consists of a wafer sort test of each individual chip and a package test of the complete stack of chips. We use an Integer Linear Programming (ILP) model to find the optimal test cost. The ILP model is implemented on several designs constructed from ITC’02 benchmarks. The experimental results

show significant reduction in test cost compared to when using schemes, which are optimized for non-stacked chips.

Publiceringsår

2014

Språk

Engelska

Sidor

1-6

Publikation/Tidskrift/Serie

VLSI Test Symposium (VTS), 2014 IEEE 32nd

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Nyckelord

  • DfT (Design for test)
  • Test Architecture
  • Scan chain
  • Wrapper Chain
  • Test Scheduling
  • Test Time.
  • 3D Stacked Integrated Circuit (SIC)
  • Integer Linear Programming (ILP)

Conference name

IEEE VLSI Test Symposium (VTS)

Conference date

2014-04-13 - 2014-04-17

Conference place

Napa, CA, United States

Status

Published

Forskningsgrupp

  • Digital ASIC

ISBN/ISSN/Övrigt

  • ISSN: 1093-0167