Globally Asynchronous Locally Synchronous Architecture for Large High-performance ASICs
Publikation/Tidskrift/Serie: Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99.
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.
Clock nets are the major source of power consumption in large, high-performance ASICs and a design bottleneck when it comes to tolerable clock skew. A way to obviate the global clock net is to partition the design into large synchronous blocks each having its own clock. Data with other blocks is exchanged asynchronously using handshake signals. Adopting such a strategy requires a methodology that supports: 1) a partitioning method dividing a design into the number of synchronous blocks such that the gain due to global clock net removal exceeds the communication overhead and 2) synthesis of handshake protocols to implement the data transfer between synchronous blocks. We describe this methodology and present results of applying it to a realistic design done in 0.25 micron, ranging in operating frequencies from 20 MHz to 1 GHz. The results show that the net power savings compared to fully synchronous designs are on an average about 30%
- Electrical Engineering, Electronic Engineering, Information Engineering
1999 International Symposium on Circuits and Systems (ISCAS’99)
- ISBN: 0-7803-5471-0