Webbläsaren som du använder stöds inte av denna webbplats. Alla versioner av Internet Explorer stöds inte längre, av oss eller Microsoft (läs mer här: * https://www.microsoft.com/en-us/microsoft-365/windows/end-of-ie-support).

Var god och använd en modern webbläsare för att ta del av denna webbplats, som t.ex. nyaste versioner av Edge, Chrome, Firefox eller Safari osv.

Implementation of an SVD Based MIMO OFDM channel estimator

Författare

  • Johan Löfgren
  • Shahid Mehmood
  • Nadir Khan
  • Babar Masood
  • M. Irfan Z. Awan
  • Imran Khan
  • Nafiz A. Chisty
  • Peter Nilsson

Summary, in English

This paper presents a hardware design of an SVD based channel estimator. The details of the design are explained and some key aspects are discussed. The design has been implemented and tested on an FPGA and synthesized for an ASIC in 130 nm technology. It is shown that it is possible to get a clock frequency of 179 MHz for a 1.38 mm 2 design. This corresponds to ~30 M estimates per second, which is more than needed in current wireless systems. Further, simulations show that this design would consume an average power of around 8.5 mW with a peak power at 14.2 mW. The presented data shows that it is possible to use these kind of advanced channel estimation strategies in wireless receivers, even though there has been no prior reports of these being implemented.

Publiceringsår

2010

Språk

Engelska

Publikation/Tidskrift/Serie

2009 NORCHIP

Dokumenttyp

Konferensbidrag

Förlag

IEEE - Institute of Electrical and Electronics Engineers Inc.

Ämne

  • Electrical Engineering, Electronic Engineering, Information Engineering

Conference name

Norchip Conference, 2009

Conference date

2009-11-16 - 2009-11-17

Conference place

Trondheim, Norway

Status

Published

Forskningsgrupp

  • Digital ASIC

ISBN/ISSN/Övrigt

  • ISBN: 9781424443109
  • ISBN: 978-1-4244-4311-6