Javascript verkar inte påslaget? - Vissa delar av Lunds universitets webbplats fungerar inte optimalt utan javascript, kontrollera din webbläsares inställningar.
Du är här

FPGA implementation of real-time image convolutions with three level of memory hierarchy

Publiceringsår: 2003
Språk: Engelska
Sidor: 424-427
Publikation/Tidskrift/Serie: [Host publication title missing]
Dokumenttyp: Konferensbidrag
Förlag: IEEE--Institute of Electrical and Electronics Engineers Inc.


In this paper, a customized image convolution processor with three level memory hierarchy is implemented on Xilinx VirtexE FPGAs. Due to its fully pipelined datapath for calculations and streamlined data flow architecture, the processor has the performance close to that of TI highest performance C64x processor at less than 1/8 of the clock frequency with substantial I/O bandwidth reductions. Furthermore, potential power savings are envisioned in future ASIC implementations by meaningful memory hierarchy explorations. In addition, a dedicated controller composed of Finite State Machine with incremental branch optimization architecture is developed to control all the operations in calculations and data transfer


  • Electrical Engineering, Electronic Engineering, Information Engineering
  • field programmable gate arrays
  • FPGA implementation
  • real time image convolutions
  • memory hierarchy exploration
  • image convolution processor
  • finite state machine
  • application specific integrated circuits
  • incremental branch optimization
  • data transfer
  • control system synthesis
  • potential power savings
  • ASIC implementation
  • I/O bandwidth reduction
  • clock frequency
  • C64x processor
  • streamlined data flow
  • Xilinx VirtexE FPGA
  • pipelined datapath


IEEE International Conference on Field-Programmable Technology (FPT)
  • ISBN: 0-7803-8320-6

Box 117, 221 00 LUND
Telefon 046-222 00 00 (växel)
Telefax 046-222 47 20
lu [at]

Fakturaadress: Box 188, 221 00 LUND
Organisationsnummer: 202100-3211
Om webbplatsen